liveness-to-safety and totalising a transition system

Enrico Magnago

University of Trento, Fondazione Bruno Kessler

Objective Encode the search for a fair path as a reachability problem.

How

Every solution [path] for the reachability problem should represent a fair lasso-shape in the original system.

Fair transition system $M := \langle S, I, T, F \rangle$

- for $x \in S$, introduce a new symbol l_x .
- The assignment of every such symbol l_x is non-deterministally chosen in the initial state and then it never changes (FROZENVAR).
- The loopback state is $lback := \bigwedge_{x \in S} l_{-}x = x$.
- Boolean symbol in_l , initially false and $in_l' = in_l \lor lback'$.
- Boolean symbol $fair_l$, initially false and $fair_l' = fair_l \lor (in_l \land F)$

Find path starting from I that reaches $lback \wedge fair l$.

Modulo 8 counter

```
MODULE main
 VAR
   b0 : boolean;
   b1 : boolean;
   b2 : boolean;
 ASSIGN
    init(b0) := FALSE;
    init(b1) := FALSE;
    init(b2) := FALSE;
    next(b0) := !b0;
    next(b1) := (!b0 & b1) | (b0 & !b1);
    next(b2) := ((b0 & b1) & !b2) | (!(b0 & b1) & b2);
  DEFINE out := toint(b0) + 2 * toint(b1) + 4 * toint(b2);
 LTLSPEC G F out != 2;
```

Add the following:

```
FROZENVAR
 l b0 : boolean;
 l b1 : boolean;
  l b2 : boolean;
DEFINE out_lback := toint(l_b0) + 2 * toint(l_b1) + 4 * toint(l_b2);
DEFINE lback := 1 \ b0 = b0 \ c \ 1 \ b1 = b1 \ c \ 1 \ b2 = b2;
DEFINE fair := out = 2;
VAR
  in loop : boolean:
  fair loop : boolean;
INIT !in loop & !fair loop;
TRANS next(in loop) = in loop | next(lback);
TRANS next(fair_loop) = fair_loop | (in_loop & fair);
INVARSPEC ! (fair loop & lback);
```

Q: How can we deal with multiple fairness conditions?

- **Q**: How can we deal with multiple fairness conditions?
- A1 Usual reduction to single fairness. Requires to visit fairness conditions in a predefined order, can cause very long loops even when a shorter one exists.

- **Q**: How can we deal with multiple fairness conditions?
- A1 Usual reduction to single fairness. Requires to visit fairness conditions in a predefined order, can cause very long loops even when a shorter one exists.
- A2 Add one boolean symbol $fair_l_i$ for each fairness. Look for a path that reaches $l_back \land \bigwedge_i fair_l_i$

Multiple fairness conditions encoding: example

Modulo 8 counters

```
MODULE main
VAR
  c0 : counter();
  c1 : counter();
LTLSPEC (F G c0.out != 2) | (F G c1.out != 4);
MODULE counter
VAR
  b0 : boolean;
  b1 : boolean;
  b2 : boolean;
ASSIGN
  init(b0) := FALSE;
  init(b1) := FALSE;
  init(b2) := FALSE;
  next(b0) := !b0;
  next(b1) := (!b0 \& b1) | (b0 \& !b1);
  next(b2) := ((b0 & b1) & !b2) | (!(b0 & b1) & b2);
DEFINE out := toint(b0) + 2 * toint(b1) + 4 * toint(b2);
```

See files in examples for both versions.

Q: Given a transition system $M := \langle S, I, T \rangle$, can we define $M_t := \langle S_t, I_t, T_t \rangle$, such that every path in M has a corresponding path in M_t and T_t is total?

Q: Given a transition system $M := \langle S, I, T \rangle$, can we define $M_t := \langle S_t, I_t, T_t \rangle$, such that every path in M has a corresponding path in M_t and T_t is total?

- $\bullet \ S_t:=S\cap\{err\},$
- $I_t := I \land \neg err$,
- $T_t := ((\neg err \land T) \rightarrow \neg err') \land (err \lor \neg T) \rightarrow err'.$

If $M_t \models (G \neg err) \land \phi$ then $M \models \phi$.

Q: What's the relation between the err states of M_t and the deadlocks of M?

Q: Given a transition system $M := \langle S, I, T \rangle$, can we define $M_t := \langle S_t, I_t, T_t \rangle$, such that every path in M has a corresponding path in M_t and T_t is total?

- $S_t := S \cap \{err\},\$
- $I_t := I \wedge \neg err$.
- $T_t := ((\neg err \land T) \rightarrow \neg err') \land (err \lor \neg T) \rightarrow err'.$

If $M_t \models (G \neg err) \land \phi$ then $M \models \phi$.

Q: What's the relation between the err states of M_t and the deadlocks of M?

We are adding a lot of transitions!!